Principal FPGA Engineer


Details:
Description:

Principal FPGA Engineer with a strong academic record and background involving communication systems engineering, network protocols and DSP will be highly rewarded with a fantastic salary package.

About the company: Our Client is an award- winning global leader in the design and development of mission critical satellite communications infrastructure; enjoying continued growth and innovative technology development. They reward their loyal staff with a wealth of benefits and development opportunities. They fully promote diversity and inclusion for all.

Technical competencies for the Principal FPGA Engineer should include:

* Minimum of a good Bachelors Degree in Electronics related discipline.

* Extensive experience of FPGA implementation relating to communication systems.

* Experience working with FPGA synthesis tools such as Synplify, Vivado, Quartus.

* Knowledge of SoC FPGA’s such as Zynq or Cyclone device families.

* DSP Algorithm implementation in Verilog.

* Extensive experience writing FPGA test benches.

The Principal FPGA Engineer role:

Reporting to the Digital RF Lead, the successful Principal FPGA Engineer will be responsible for designing, developing and testing digital intermediate frequency systems utilising field-programmable-gate-arrays (FPGA’s) - developing the latest digital IF distribution products for the company’s extensive product portfolio. This will include producing HDL code for VITA-49 or similar network SDR transport protocols; designing and implementing digital IF algorithms and architectures using VHDL or Verilog, developing and testing FPGA firmware and software as well as performing simulation and verification of FPGA designs.

Remuneration Package:

A very generous base salary will be offered (full details on application) to the successful Principal level FPGA Engineer. Hybrid working is available, flexible starting times are offered to maintain a good work /life balance. Holiday starts at 25 days per year, with an option to buy / sell days and entitlement increases with length of service. There is a casual dress code, free drinks, fruit and snacks, A good Pension Plan and Annual Bonus scheme. Well-being support including free eye tests and there are discounts offered on gym membership, shopping and days out

Report this job

By sending this message I agree to GrindJob’s Terms and Conditions and Privacy Policy.

Enter your email to get a notification when similar jobs become available.

Create a job alert for FPGA Engineer in WD18 Moor Park Hertfordshire ()

By continuing, you agree to GrindJob’s T&Cs and Privacy Policy.

When applying for a job, do not provide bank account details or any other financial information.
Never make any form of payment. GrindJob is not responsible for any external website content.

Enter your email to get a notification when similar jobs become available.

Your browser does not support Cookies or JavaScript or this option is turned off in your browser settings.

How to enable Cookies and JavaScript

Your browser is out of date!

Update your browser to view this website correctly. Update my browser now

×

Please wait...
There was an error loading the page. Would you like to reload the page?