This job offer is no longer available. See below for similar jobs:

FPGA Verification Engineer


Details:
Description:

FPGA Verification Engineer
Location: Cheltenham
Duration: 6 months contract
Rate Up to £75ph - Umbrella

(Inside IR35)

Role Summary:

My client is looking for and experienced Verification Engineer with a strong background in FPGA design. The ideal candidate would be owning and carrying out various aspects of verification activities as requested by the technical leads. You will be working within the aviation industry for a 6 months minimum contract.

Essential Responsibilities:

FPGA/VHDL verification activities as per DO-254 PRs and documentation
Code reviews along with elemental analysis.
Owning and carrying out various aspects of verification activities as requested by the technical leads.
Assessing code coverage.
Desired characteristics:

Very strong VHDL knowledge, particularly for verification (including score boarding)
Strong background in FPGA design
Knowledge of scripting languages, e.g. Python
Clear communication skills
Model sim - required
Keen attention to detail balanced with a pragmatic approach

Should you be interested in the role then please apply with CV to

Report this job

By sending this message I agree to GrindJob’s Terms and Conditions and Privacy Policy.

Enter your email to get a notification when similar jobs become available.

Create a job alert for FPGA Engineer in Cheltenham Gloucestershire ()

By continuing, you agree to GrindJob’s T&Cs and Privacy Policy.

When applying for a job, do not provide bank account details or any other financial information.
Never make any form of payment. GrindJob is not responsible for any external website content.

Enter your email to get a notification when similar jobs become available.

Your browser does not support Cookies or JavaScript or this option is turned off in your browser settings.

How to enable Cookies and JavaScript

Your browser is out of date!

Update your browser to view this website correctly. Update my browser now

×

Please wait...
There was an error loading the page. Would you like to reload the page?