FPGA Design Engineer


Details:
Description:

Are you a FPGA Design Engineer seeking a challenging career move where you can contribute to the very latest imaging and augmented reality systems? Hybrid working (up to 3 days per week from home) and very generous salary on offer.

This award-winning Technology company seeks a Degree qualified and commercially experienced FPGA Engineer with proven experience of SystemVerilog and RTL verification as well as having experience with Python (cocotb experience highly beneficial).

In this role the successful FPGA Design Engineer will write timing constraints and where necessary modify designs to close timing; working closely with hardware, software and mechanical engineers to bring exciting new products to market.

Key Requirements for the FPGA Design Engineer include:

* Minimum of 1st / 2.1 Bachelors Degree in Electronic Engineering related discipline.

* Proven commercial FPGA Design experience using SystemVerilog.

* Strong Python skills ideally with exposure to cocotb.

* RTL Verification experience.

* Writing timing constraints and ensuring these are met.

* Design for low power.

* Familiarity with the Linux command line.

To find out more, please apply in confidence now. You must have full eligibility to work in the UK

Report this job

By sending this message I agree to GrindJob’s Terms and Conditions and Privacy Policy.

Enter your email to get a notification when similar jobs become available.

Create a job alert for FPGA Engineer in CB25 Waterbeach Cambridgeshire ()

By continuing, you agree to GrindJob’s T&Cs and Privacy Policy.

When applying for a job, do not provide bank account details or any other financial information.
Never make any form of payment. GrindJob is not responsible for any external website content.

Enter your email to get a notification when similar jobs become available.

Your browser does not support Cookies or JavaScript or this option is turned off in your browser settings.

How to enable Cookies and JavaScript

Your browser is out of date!

Update your browser to view this website correctly. Update my browser now

×

Please wait...
There was an error loading the page. Would you like to reload the page?