Digital FPGA Design Engineer


Details:
Description:

Are you a Digital FPGA Design Engineer seeking a challenging career move where you can contribute to the very latest imaging and augmented reality systems, designing and implementing FPGA based SoC systems? Hybrid working (up to 3 days per week from home) and very generous salary on offer. Applications welcome from mid to senior level engineers.

This award-winning Technology company seeks a Degree qualified FPGA Design Engineer with SoC design and Integration skills, RTL Verification experience (SystemVerilog, VHDL) and Python knowledge.

In this role the successful Digital FPGA Design Engineer will work closely with hardware, software and mechanical engineers to bring exciting new products to market.

The FPGA Design Engineer should ideally bring:

* 1st / 2.1 Bachelors Degree in Electronic Engineering or related discipline.

* Proven commercial FPGA Design experience.

* SoC design and Integration experience.

* Python knowledge ideally with exposure to cocotb.

* RTL Verification experience (SystemVerilog, VHDL).

* Experience writing timing constraints and ensuring these are met.

* Designing for low power.

To find out more, please apply in confidence now. You must have full eligibility to work in the UK

Report this job

By sending this message I agree to GrindJob’s Terms and Conditions and Privacy Policy.

Enter your email to get a notification when similar jobs become available.

Create a job alert for FPGA Engineer in Cambridge Cambridgeshire ()

By continuing, you agree to GrindJob’s T&Cs and Privacy Policy.

When applying for a job, do not provide bank account details or any other financial information.
Never make any form of payment. GrindJob is not responsible for any external website content.

Your browser does not support Cookies or JavaScript or this option is turned off in your browser settings.

How to enable Cookies and JavaScript

Your browser is out of date!

Update your browser to view this website correctly. Update my browser now

×

Please wait...
There was an error loading the page. Would you like to reload the page?